首页 > 集成电路 IC > SN74LS125N

SN74LS125N

Quad non-inverting bus buffer, 3-state, active-LOW enable, LS TTL, PDIP-14

5000

有效库存

转到查询

Image for reference only

制造商零件：

SN74LS125N

包装：

PDIP-14 (19.3 x 6.35 x 4.57mm, 2.54mm pitch, through-hole)

品牌：

产品类别：

集成电路 IC, 接口集成电路

您可能感兴趣的其他建议.

SII9396SCNUC-BAR

IS43TR16256BL-125KBLI

说明

产品概览

The SN74LS125N from Texas Instruments contains four independent bus buffer gates with 3-state outputs controlled by active-LOW enables — essential for sharing a common data bus among multiple sources in a 14-pin PDIP package.

主要规格

功能	Quad bus buffer with 3-state outputs
逻辑家族	LS (Low-power Schottky)
电源电压	4.75V to 5.25V
Buffers	4 (independent, non-inverting)
Output Enable	Active-LOW (OĒ, per buffer)
输出类型	3-state (HIGH, LOW, or high-impedance)
传播延迟	8-13ns typical
Output Drive	IOL = 24mA, IOH = -2.6mA
工作温度	0°C to +70°C
包装	PDIP-14 (19.3 x 6.35mm)

特点

Four non-inverting buffers with 3-state outputs
Active-LOW output enable per buffer
High-impedance output when disabled
24mA sink current for bus driving
Diode-clamped inputs

应用

Bus buffer / driver
I/O port isolation
Multi-source data bus sharing
Level translation (5V to 3.3V with pull-ups)

产品介绍：SN74LS125N 产品介绍

The SN74LS125N from Texas Instruments contains four independent non-inverting buffer gates with 3-state (tri-state) outputs. Each buffer has a data input (A), a data output (Y), and an active-LOW output enable (OĒ). When OĒ is LOW, Y = A (the buffer drives the bus). When OĒ is HIGH, Y enters a high-impedance state (electrically disconnected from the bus). The 3-state output is the key feature: multiple 74125 buffers (or other 3-state devices) can share a common bus, and only one drives the bus at a time while all others are in high-Z. The 24mA sink current provides strong bus driving capability. The non-inverting function means the output is the same polarity as the input. The 74125 is the complement of the 74126 (which has active-HIGH enables). For bus applications: multiple data sources connect through 74125 buffers to a common bus; a decoder selects which buffer is enabled (only one at a time); the selected source drives the bus. The N suffix denotes the PDIP-14 through-hole package.

工作原理：SN74LS125N 工作原理

Each buffer in the SN74LS125N operates as a non-inverting pass gate with 3-state control. When OĒ (output enable) is LOW: Y = A; the buffer actively drives the bus line HIGH or LOW. When OĒ is HIGH: Y enters high-impedance (high-Z) state; the output is effectively disconnected from the bus; the bus line is free to be driven by another device. The 3-state output behaves like a switch: enabled = switch closed (Y follows A); disabled = switch open (Y floats). Only one 3-state device should drive a given bus line at any time; if two devices drive conflicting logic levels, bus contention occurs (excessive current flow, potential damage). A decoder or logic ensures exactly one enable is active at a time. The high-Z state is NOT the same as a HIGH logic level — it’s a floating state. Pull-up or pull-down resistors are often used on 3-state buses to define a known logic level when no device is driving. The 24mA sink capability allows the 74125 to drive heavily loaded bus lines.

引脚说明：SN74LS125N 引脚定义和功能

针脚	名称	类型	说明
1	1OĒ	输入	Buffer 1 output enable (active LOW)
2	1A	输入	Buffer 1 data input
3	1Y	输出	Buffer 1 output (3-state)
4	2OĒ	输入	Buffer 2 output enable (active LOW)
5	2A	输入	Buffer 2 data input
6	2Y	输出	Buffer 2 output (3-state)
7	接地	电源	地面
8	3Y	输出	Buffer 3 output (3-state)
9	3A	输入	Buffer 3 data input
10	3OĒ	输入	Buffer 3 output enable (active LOW)
11	4Y	输出	Buffer 4 output (3-state)
12	4A	输入	Buffer 4 data input
13	4OĒ	输入	Buffer 4 output enable (active LOW)
14	VCC	电源	Supply (5V)

Application Scenarios:In which products and applications isSN74LS125N 中古

4-Source Bus: 4 data sources → 1A-4A; decoder drives 1OĒ-4OĒ (one LOW at a time); all Y outputs on shared bus; selected source drives bus
Bi-Directional Bus: 74125 for output direction + 74125 for input direction; direction signal selects which buffer group is active
I/O Isolation: MCU I/O pin → A; OĒ from direction control; Y → peripheral bus; disconnect MCU from bus when not communicating
Level Translation: 3.3V signal → A (with current-limit resistor); 5V bus on Y; OĒ = LOW; 74125 safely passes 3.3V as valid TTL HIGH

Alternative Models:What chips are recommended as replacements for SN74LS125N

模型	制造商	主要区别	包装	Supply
74LS125N	TI/Nexperia	Original TTL version with 5V-only supply, typical propagation delay 10-15ns	DIP-14	5V TTL
74LS125D	TI/Nexperia	Surface-mount SOIC version of LS with identical logic function	SOIC-14	5V TTL
74HC125D	TI/Nexperia	CMOS version with wide 2-6V supply range, lower power consumption and higher noise immunity	SOIC-14	2-6V CMOS
74HC125N	TI/Nexperia	Through-hole DIP version of HC family for prototyping and repair	DIP-14	2-6V CMOS
74HCT125D	TI/Nexperia	CMOS with TTL-compatible input levels, ideal for mixing with LS devices at 5V	SOIC-14	4.5-5.5V TTL-in
74HCT125N	TI/Nexperia	Through-hole DIP version of HCT family for prototyping and repair	DIP-14	4.5-5.5V TTL-in
74LVC125D	TI/Nexperia	Low-voltage CMOS for 1.65-3.6V modern logic with 24mA output drive and bus-hold inputs	SOIC-14	1.65-3.6V CMOS
74LVC125N	TI/Nexperia	Through-hole DIP version of LVC family for prototyping and repair	DIP-14	1.65-3.6V CMOS

The 74125 is a Quad Bus Buffer with 3-State Output (Active-Low Enable). Family variants span from the original LS TTL (5V only) to modern LVC/AUP (down to 0.8V). HC and HCT versions offer 2-6V CMOS operation with HCT providing TTL-compatible input thresholds for mixed 5V systems. CD4000-series equivalents offer the widest 3-18V supply range at the cost of lower switching speed. DIP packages (N suffix) are through-hole; SOIC (D suffix) and TSSOP are surface-mount.

SN74LS125N

有效库存

制造商零件：

包装：

品牌：

产品类别：

您可能感兴趣的其他建议.

说明

产品概览

主要规格

特点

应用

推荐部件

有库存：

有库存：

有库存：

有库存：

有库存：

有库存：

有效库存

制造商零件：

包装：

品牌：

产品类别：

您可能感兴趣的其他建议.

说明

产品概览

主要规格

特点

应用

推荐部件

有库存：

有库存：

有库存：

有库存：

有库存：

有库存：

质量保证

1. Authorized & Genuine Sourcing Promise

2. Strict Full-batch Quality Inspection

3. Industry Standard Compliance

4. Professional Reliability Control

5. Traceability Management System

6. After-sales Quality Guarantee

联系我们

发货与付款

1. Payment Terms

2. Shipping & Delivery

3. General Order Rules & Notes

4. Customs & Liability Statement

5. Local Pickup in Shenzhen

Contact Information

服务与包装

Core Services

1. One-stop Sourcing & BOM Support

2. Genuine Product Guarantee & Full-process Quality Inspection

3. Fast Quotation & Order Processing

4. Professional Technical Support

5. Sourcing for Special Components

6. Global Logistics & Document Services

Professional Packaging Standards

1. General Packaging Specifications

2. Classified Professional Packaging

3. Custom Packaging Services

Contact Information

Online Inquiry Form

公司名称

工业