Home > Integrated Circuits ICs > HEF40106BT

HEF40106BT

Hex Schmitt-trigger inverter, 3-15V, hysteresis, high noise immunity, CMOS low power, SOIC-14

4500

Effective Inventory

Go to Inquiry

Image for reference only

Manufacturer Part：

HEF40106BT

Package：

SOIC-14 (8.65 x 3.9 x 1.75mm)

Description

Product Overview

The HEF40106BT from Nexperia is a hex inverting Schmitt trigger with 3V to 15V supply operation. Each of the six independent inverters features Schmitt-trigger inputs with hysteresis, providing superior noise immunity and the ability to handle slowly-changing or noisy input signals. With CMOS low power dissipation, symmetrical output characteristics, and SOIC-14 packaging rated for -40°C to +125°C, it is a versatile device for wave shaping, oscillators, and signal conditioning.

Key Specifications

Logic Function	Hex Inverting Schmitt Trigger (Y = Ā × 6)
Supply Voltage	3V to 15V
Hysteresis Voltage (VH)	0.4V min / 2.0V max @ 5V; typ 0.9V @ 5V
Propagation Delay	180ns max @ 5V; 70ns max @ 10V; 60ns max @ 15V
Output Drive	±3.6mA @ 10V; ±6.8mA @ 15V
Quiescent Current	1µA max @ 5V (per package)
Transition Time	40ns typ @ 10V
Max Frequency	10MHz @ 10V
ESD Protection	>2000V HBM, >1000V CDM
Package	SOIC-14 (8.65 x 3.9mm)
Operating Temperature	-40°C to +125°C

Features

Hex Schmitt-trigger inverter
3V to 15V supply range
Schmitt-trigger input discrimination with hysteresis
CMOS low power dissipation
High noise immunity
Fully static operation
5V, 10V, 15V parametric ratings
Standardized symmetrical output characteristics
Complies with JEDEC standard JESD 13-B
Input clamp diodes for over-voltage interfacing

Applications

Wave and pulse shaping
Astable multivibrators / RC oscillators
Monostable multivibrators / one-shots
Signal conditioning in noisy environments
Switch debouncing
Square-wave generation from analog signals

Product Introduction:HEF40106BT Product Introduction

The HEF40106BT from Nexperia is a hex inverting Schmitt trigger, part of the HEF4000B CMOS logic family. It contains six independent Schmitt-trigger inverters in a 14-pin SOIC package. Each inverter has different switching thresholds for positive-going and negative-going input signals, providing hysteresis that makes the device immune to noise and oscillation on slowly-slewing input signals. The wide 3V to 15V supply range and >50% noise immunity make it suitable for both standard logic applications and demanding industrial environments. Input clamp diodes allow interfacing to voltages above VDD using current-limiting resistors. The device is fully static, consuming minimal power in the quiescent state. It is pin-compatible with the CD40106B from TI and MC140106B from onsemi, providing a multi-sourced solution for Schmitt-trigger inversion.

Working Principle:HEF40106BT Working Principle

Each of the six Schmitt-trigger inverter channels has two switching thresholds: VP (positive-going, upper threshold) and VN (negative-going, lower threshold), with VP > VN. The hysteresis VH = VP – VN is typically 0.9V at VDD=5V. When the input rises through VP, the output switches low (Y = Ā). When the input falls through VN, the output switches high. Between VP and VN, the output holds its previous state — this is the hysteresis effect. This prevents the output from oscillating when the input is near the threshold, a common problem with standard CMOS inverters driven by slow or noisy signals. The positive feedback within the Schmitt trigger creates the hysteresis: when the output begins to transition, it reinforces the input change, making the switching decisive. The CMOS output stage swings rail-to-rail (0V to VDD) with symmetrical source/sink capability.

Pin Description:HEF40106BT Pin Definition and Functions

Pin	Name	Description
1	1A	Schmitt-trigger input, gate 1
2	1Y	Inverted output, gate 1
3	2A	Schmitt-trigger input, gate 2
4	2Y	Inverted output, gate 2
5	3A	Schmitt-trigger input, gate 3
6	3Y	Inverted output, gate 3
7	VSS	Ground (0V)
8	4Y	Inverted output, gate 4
9	4A	Schmitt-trigger input, gate 4
10	5Y	Inverted output, gate 5
11	5A	Schmitt-trigger input, gate 5
12	6Y	Inverted output, gate 6
13	6A	Schmitt-trigger input, gate 6
14	VDD	Positive supply (3V to 15V)

Application Scenarios:In which products and applications isHEF40106BT used

Switch Debounce: Connect a mechanical switch from VDD to the input of one channel through a pull-down resistor. The Schmitt hysteresis (0.9V at 5V) rejects the contact bounce noise, producing a clean single-edge transition at the output. With a 10kΩ pull-down and 100nF input capacitor, the RC time constant filters the bounce while the Schmitt trigger squares the filtered signal. The remaining five channels can debounce additional switches.
RC Relaxation Oscillator: Create a simple clock by connecting one channel’s output to its input through a resistor (R), with a capacitor (C) from input to VSS. The capacitor charges through R until reaching VP, then the output goes low and C discharges through R to VN, then the cycle repeats. At VDD=10V, R=100kΩ, C=10nF: f ≈ 1/(RC×ln((VDD-VN)/VP)) ≈ 600Hz.
Sensor Signal Conditioning: Clean up noisy sensor outputs (thermistors, photodiodes, Hall sensors) by feeding them through a voltage divider to one channel’s input. The Schmitt hysteresis ensures the output transitions decisively when the sensor crosses the threshold, ignoring small fluctuations. Multiple channels can condition multiple sensor signals in a single 14-pin IC.

Alternative Models:What chips are recommended as replacements for HEF40106BT

Model	VDD	Channels	Key Difference
CD40106BM96	3-18V	6	TI, higher voltage (18V max)
74HC14D	2-6V	6	Nexperia, low-voltage high-speed
SN74LVC14APWR	1.65-5.5V	6	TI, very low voltage
MC140106B	3-18V	6	onsemi, equivalent to CD40106B