The LAN8720AI-CP is a 10/100 Ethernet PHY (Physical Layer) transceiver from Microchip in QFN-24, with RMII (Reduced Media Independent Interface) to the MAC layer. The -I suffix denotes industrial temperature range (-40C to +85C). The PHY implements the physical layer of IEEE 802.3: it encodes/decodes 4B/5B data, scrambles/descrambles, and drives/receives differential signals on the twisted-pair cable via the TXP/TXN and RXP/RXN pins. An external isolation transformer (magnetics module, typically integrated in the RJ-45 jack) couples the PHY to the cable and provides galvanic isolation. The 25MHz crystal or oscillator on XTAL1/XTAL2 provides the reference clock; the REF_CLK output (50MHz for RMII) is derived internally and provided to the MCU’s MAC controller. The RMII interface uses 7 signals (TXD0/1, TXEN, RXD0/1, CRS_DV, REF_CLK) at 50MHz clock, reducing pin count vs the 16-signal MII interface. The MDIO/MDC management interface allows the MCU to read/write the PHY’s 32 internal registers: configure speed (10/100), duplex (half/full), auto-negotiation, loopback, and read link status. The nINT pin can generate interrupts on link state changes. The RBIAS pin connects a 12.1k-ohm resistor to GND to set the PHY transmit bias current. Auto-negotiation detects the link partner’s capabilities and selects the highest common speed/duplex setting. The device consumes 45mW typical at 100Mbps and supports IEEE 802.3az Energy Efficient Ethernet (idle power <10mW).