Inicio > Circuitos integrados IC > CD4027BE

CD4027BE

Dual J-K flip-flop, positive-edge, set/reset active-HIGH, CMOS 3-18V, PDIP-16

4000

Inventario efectivo

Ir a la consulta

Image for reference only

Pieza del fabricante：

CD4027BE

Paquete：

PDIP-16 (19.3 x 9.4 x 4.57mm, 2.54mm pitch, through-hole)

Marca：

Categorías de productos：

Circuitos integrados IC, Circuitos integrados de interfaz

Otras recomendaciones que pueden interesarle.

SII9396SCNUC-BAR

IS43TR16256BL-125KBLI

Descripción

Productos

The CD4027BE from Texas Instruments contains two independent J-K flip-flops with set and reset, positive-edge triggered — the CMOS counterpart of the 7476 for 3V-18V systems in a 16-pin PDIP package.

Especificaciones

Number of Flip-Flops	2 (dual, independent)
Technology	CD4000B CMOS
Tensión de alimentación	3V to 18V
Trigger Type	Positive-edge (rising edge of CLK)
Set (S)	Active-HIGH (asynchronous, sets Q=1)
Reset (R)	Active-HIGH (asynchronous, sets Q=0)
Max Clock Frequency	10MHz typical @ VDD=10V
Retardo de propagación	150ns typical @ VDD=10V
Temperatura de funcionamiento	-55°C to +125°C
Paquete	PDIP-16 (19.3 x 9.4mm)

Características

Dual J-K positive-edge-triggered flip-flops
Active-HIGH set and reset (unlike TTL’s active-LOW)
Toggle mode: J=K=VDD
3V-18V wide supply range
Complementary outputs (Q and NOT-Q)

Aplicaciones

Toggle flip-flop / frequency divider
Counter building blocks
Control sequencing
Data storage

Introducción del producto:CD4027BE Presentación del producto

The CD4027BE from Texas Instruments contains two independent J-K positive-edge-triggered flip-flops with active-HIGH asynchronous set (S) and reset (R). It is the CMOS counterpart of the TTL 7476, but with two key differences: (1) it triggers on the positive (rising) clock edge (like the 7474 D flip-flop), and (2) the set and reset inputs are active-HIGH (unlike the 7476’s active-LOW PRE and CLR). The J-K functionality provides four operating modes: hold (J=0,K=0), set (J=1,K=0), reset (J=0,K=1), and toggle (J=1,K=1). The toggle mode is the most common use: connecting J and K to VDD causes Q to toggle on each rising clock edge, dividing the clock by 2. The wide 3V-18V supply range makes the CD4027 suitable for battery-powered and multi-voltage systems where TTL can’t operate. The active-HIGH set and reset are consistent with CMOS logic conventions. Two CD4027 flip-flops can be cascaded in toggle mode to divide by 4, or used independently for dual control functions. The BE suffix denotes the PDIP-16 package.

Principio de funcionamiento:CD4027BE Principio de funcionamiento

Each J-K flip-flop in the CD4027BE operates on the rising edge of CLK. The J and K inputs determine what happens on the next rising clock edge: J=0,K=0 → Q holds; J=1,K=0 → Q=1 (set); J=0,K=1 → Q=0 (reset); J=1,K=1 → Q toggles. The asynchronous set (S=HIGH) forces Q=1 regardless of CLK, J, K; the asynchronous reset (R=HIGH) forces Q=0. Both S and R are active-HIGH. For normal operation, S and R must both be LOW. If both S and R are HIGH simultaneously, both Q and NOT-Q go HIGH (invalid state). For toggle mode: J=K=VDD (both HIGH); each rising clock edge toggles Q; Q frequency = CLK/2. For frequency division by 4: cascade — Q1 → CLK2; Q2 = CLK/4. For a D flip-flop equivalent: connect J=data and K=NOT-data (through an inverter). The CD4027’s positive-edge triggering is compatible with CD4013 (D flip-flop) and CD4017 (counter), making it easy to build synchronous systems with a common clock.

Descripción de la clavija:CD4027BE Definición y funciones de las clavijas

Pin	Nombre	Tipo	Descripción
1	1Q	Salida	Flip-flop 1 Q output
2	1NOT-Q	Salida	Flip-flop 1 complementary output
3	1CLK	Entrada	Flip-flop 1 clock (positive edge)
4	1R	Entrada	Flip-flop 1 reset (active HIGH)
5	1K	Entrada	Flip-flop 1 K input
6	1J	Entrada	Flip-flop 1 J input
7	1S	Entrada	Flip-flop 1 set (active HIGH)
8	VSS	Potencia	Suelo
9	2S	Entrada	Flip-flop 2 set (active HIGH)
10	2J	Entrada	Flip-flop 2 J input
11	2K	Entrada	Flip-flop 2 K input
12	2R	Entrada	Flip-flop 2 reset (active HIGH)
13	2CLK	Entrada	Flip-flop 2 clock (positive edge)
14	2NOT-Q	Salida	Flip-flop 2 complementary output
15	2Q	Salida	Flip-flop 2 Q output
16	VDD	Potencia	Supply (3V to 18V)

Application Scenarios:In which products and applications isCD4027BE usado

Toggle / ÷2: J=K=VDD; clock on CLK; Q toggles each rising edge; Q = CLK/2
2-Bit Counter: FF1: J=K=VDD, CLK=input; Q1→CLK2; FF2: J=K=VDD; Q2,Q1 count 00→01→10→11→00
Controlled Toggle: J=K=enable; enable=HIGH → toggle on clock; enable=LOW → hold; gated oscillator
D Flip-Flop: J=data, K=NOT-data (via inverter); Q follows data on rising CLK edge

Alternative Models:What chips are recommended as replacements for CD4027BE

Modelo	Fabricante	Diferencia clave	Paquete	Supply
CD4027BM	TI	SOIC-16 surface-mount version with identical logic function and 3-18V range	SOIC-16	3-18V
CD4027BE	TI	Through-hole DIP version for prototyping and legacy board repair	DIP-16	3-18V
HEF4027BT	NXP	Pin-compatible CMOS version with improved ESD protection and 3-15V supply	SOIC-16	3-15V
MC144027BDR2G	onsemi	Pin-compatible equivalent with RoHS compliance and AEC-Q100 automotive option	SOIC-16	3-18V
74HC109D	TI/Nexperia	HC CMOS version with higher speed and 2-6V supply for modern logic systems	SOIC-16	2-6V
74HC109N	TI/Nexperia	HC CMOS through-hole version for prototyping with 2-6V supply range	DIP-16	2-6V
74HCT109D	Nexperia	HCT version with TTL-compatible inputs for mixed 5V TTL/CMOS systems	SOIC-16	4.5-5.5V

CD4027 is the CMOS 4000-series dual j-k flip-flop operating over the wide 3-18V supply range. The HEF4027 (NXP) and MC144027 (onsemi) are direct pin-compatible equivalents. For higher speed at the cost of narrower voltage range, the 74HC109 HC/HCT families offer significantly faster propagation delay and lower power consumption at 2-6V. Surface-mount versions use the BM/M suffix (SOIC); through-hole versions use the BE suffix (DIP).