Home > Integrated Circuits ICs > Analog Linear ICs > LAN7430-I/Y9X

LAN7430-I/Y9X

PCIe to GbE Bridge, Int PHY, 1588 PTP, VQFN-48

5678

Effective Inventory

Go to Inquiry

Image for reference only

Manufacturer Part：

LAN7430-I/Y9X

Package：

VQFN-48 (7.0 x 7.0 x 1.0 mm, 0.5mm pitch)

Description

Product Overview

The LAN7430-I/Y9X from Microchip Technology is a PCIe 3.1 to Gigabit Ethernet bridge with integrated MAC/PHY, IEEE 1588 PTP, and VQFN-48 package for industrial applications.

Key Specifications

Type	PCIe to Gigabit Ethernet Bridge
PCIe Interface	PCIe 3.1 at 2.5 GT/s (Gen 1)
Ethernet Speed	10/100/1000 Mbps
Ethernet Standards	IEEE 802.3/802.3u/802.3ab
Auto-MDIX	Yes (HP Auto-MDIX)
EEE	IEEE 802.3az Energy Efficient Ethernet
IEEE 1588	1588-2008 PTP (E2E and P2P, one/two step)
Jumbo Frames	9 KB supported
Supply Voltage	3.3V (I/O); 1.2V (core, internal LDO)
Package	VQFN-48 (7 x 7 mm)
Operating Temperature	-40C to +85C (I grade)

Features

Single-chip PCIe to 10/100/1000 Ethernet controller
Integrated 10/100/1000 Ethernet PHY
PCIe 3.1 with L1.1 and L1.2 low-power sub-states
IEEE 1588-2008 PTP with programmable 1PPS output
Auto-negotiation and HP Auto-MDIX
Integrated OTP memory (no external EEPROM required)
Single 3.3V supply with internal regulators
Only 25MHz crystal required

Applications

Industrial PC Ethernet connectivity
Embedded PCIe networking
Network cameras
Test and measurement equipment

Product Introduction:LAN7430-I/Y9X Product Introduction

The LAN7430-I/Y9X from Microchip Technology is a single-chip PCIe to Gigabit Ethernet bridge that integrates the PCIe endpoint controller, PCIe PHY, Ethernet MAC, and 10/100/1000 Ethernet PHY in a 7x7mm VQFN-48 package. The device bridges PCIe 3.1 (at 2.5GT/s Gen 1) to 10/100/1000Base-T Ethernet with auto-negotiation and HP Auto-MDIX for automatic crossover detection. IEEE 1588-2008 Precision Time Protocol support includes both End-to-End and Peer-to-Peer one-step and two-step modes, with a programmable 1PPS output for time synchronization. The integrated OTP memory eliminates the need for an external EEPROM for configuration, reducing BOM cost. The device requires only a single 3.3V supply and a 25MHz crystal, with internal regulators generating all other required voltages. PCIe low-power sub-states L1.1 and L1.2 minimize power consumption when the link is idle. IEEE 802.3az Energy Efficient Ethernet reduces power during periods of low data utilization. The industrial temperature range (-40C to +85C) supports rugged embedded applications.

Working Principle:LAN7430-I/Y9X Working Principle

The LAN7430-I/Y9X consists of four main functional blocks: the PCIe endpoint controller, PCIe PHY, Ethernet MAC, and Ethernet PHY. The PCIe endpoint controller manages the PCIe transaction layer, data link layer, and physical layer protocols for communication with the host system. The PCIe PHY handles the high-speed serial link at 2.5GT/s with 8b/10b encoding, providing 250MB/s raw bandwidth per lane. The Ethernet MAC handles the IEEE 802.3 frame formatting, address filtering, VLAN tagging, and flow control. The integrated 1000Base-T Ethernet PHY performs the physical layer functions including 4D-PAM5 encoding for 1000Mbps, MLT-3 encoding for 100Mbps, and Manchester encoding for 10Mbps. The auto-negotiation function exchanges capability information with the link partner to select the best available speed and duplex. Auto-MDIX detects whether a crossover cable is needed and internally swaps the TX/RX pairs if required. The IEEE 1588-2008 PTP module timestamps incoming and outgoing PTP frames with nanosecond resolution, enabling sub-microsecond clock synchronization across the network. The PCIe L1.1 and L1.2 sub-states allow the PCIe link to enter low-power modes while maintaining the link connection, reducing power consumption by 90%+ compared to L0 active state.

Pin Description:LAN7430-I/Y9X Pin Definition and Functions

Pin Group	Name	Type	Function
PCIe	PERST#	Input	PCIe fundamental reset
PCIe	CLKREQ#	Output	PCIe clock request (for L1.2)
PCIe	TXP/TXN	Output	PCIe differential transmit pair
PCIe	RXP/RXN	Input	PCIe differential receive pair
Ethernet	TXP_A/TXN_A	Output	Gigabit PHY transmit pair A
Ethernet	RXP_A/RXN_A	Input	Gigabit PHY receive pair A
Ethernet	TXP_B/TXN_B etc.	I/O	Gigabit PHY pairs B, C, D
Clock	XTAL1/XTAL2	I/O	25 MHz crystal or clock
Misc	GPIO[3:0]	I/O	General purpose I/O (LED/PTP/1PPS)
Power	VDD33/VDD12	Power	3.3V/1.2V supply rails

Application Scenarios:In which products and applications isLAN7430-I/Y9X used

Industrial IPC Gigabit Ethernet with IEEE 1588 PTP for motion control synchronization
Network camera PCIe interface with Auto-MDIX and 802.3az EEE for power savings
Test instrument GbE connectivity with 9KB jumbo frames for data streaming
Embedded Linux system PCIe networking with integrated OTP for zero-Ethernet BOM

Alternative Models:What chips are recommended as replacements for LAN7430-I/Y9X

Manufacturer	Part Number	Package	Notes
Microchip	LAN7430T-I/Y9X	VQFN-48	Tape and reel version
Intel	I210-AT	QFN-48	PCIe GbE with 1588, alternative
Realtek	RTL8111H-CG	QFN-48	PCIe GbE, lower cost
Microchip	LAN7431-I/Y9X	VQFN-48	RGMII/MII version (external PHY)
Broadcom	BCM5720	BGA	Dual-port GbE, higher end