Home > Integrated Circuits ICs > Data Conversion ICs-ADC DAC > AT24C02D-SSHL-T

AT24C02D-SSHL-T

2Kb I2C EEPROM, 1MHz, 1.7-5.5V, 8-byte page, TSSOP-8

15000

Effective Inventory

Go to Inquiry

Image for reference only

Manufacturer Part：

AT24C02D-SSHL-T

Package：

TSSOP-8 (4.4 x 3.0 x 1.0mm, 0.65mm pitch)

Description

Product Overview

The AT24C02D-SSHL-T is a 2Kb I2C serial EEPROM from Microchip Technology with 1MHz clock, 8-byte page write, and 100-year data retention in a TSSOP-8 package.

Key Specifications

Memory Size	2 Kbit (256 x 8)
Interface	I2C (2-wire serial)
Max Clock Frequency	1 MHz (High-Speed mode)
Supply Voltage	1.7V to 5.5V
Page Write Size	8 bytes
Write Cycle Time	5ms typical
Write Endurance	1,000,000 cycles
Data Retention	100 years (D revision)
Address Pins	A0, A1, A2 (up to 8 devices on bus)
Write Protect	Hardware WP pin
Operating Temperature	-40°C to +85°C
Package	TSSOP-8 (4.4 x 3.0mm)

Features

2Kbit (256 x 8) organization with 8-byte page write
I2C: Standard (100kHz), Fast (400kHz), High-Speed (1MHz)
1.7V to 5.5V operating voltage range
100-year data retention (D revision improvement)
1 million write cycle endurance
Schmitt-trigger inputs for noise suppression
Hardware write protect pin
3 address pins for up to 8 devices on bus

Applications

Small configuration and calibration storage
Device identification and serial number storage
Consumer electronics user preference storage
Embedded system parameter retention
IoT device state preservation

Product Introduction:AT24C02D-SSHL-T Product Introduction

The AT24C02D-SSHL-T from Microchip Technology is a 2Kbit (256 x 8) I2C-compatible serial EEPROM optimized for small data storage requirements. The D revision offers improved 100-year data retention over previous versions. The device supports Standard (100kHz), Fast (400kHz), and High-Speed (1MHz) I2C modes. The 8-byte page write buffer allows writing up to 8 bytes in a single write cycle with 5ms self-timed completion. Schmitt-trigger inputs provide noise suppression for reliable communication. Three address pins (A0, A1, A2) enable up to eight devices on the same I2C bus. The hardware WP pin protects the entire array from accidental writes. The SSHL-T suffix denotes the TSSOP-8 package with tape-and-reel packaging.

Working Principle:AT24C02D-SSHL-T Working Principle

The AT24C02D-SSHL-T communicates via I2C using SCL and SDA lines. The master sends a START condition, the device address byte (1010 + A2A1A0 + R/W), then the 8-bit memory address for the target byte. For writes, up to 8 data bytes follow (within the same page), and the internal address counter wraps within the 8-byte page boundary. The STOP condition initiates the 5ms internal write cycle. For reads, the master performs a dummy write to set the address, then sends a repeated START with R/W=1 to read data sequentially. The WP pin, when tied to VCC, disables all write operations. The D revision improves data retention to 100 years through process improvements in the floating-gate EEPROM cell.

Pin Description:AT24C02D-SSHL-T Pin Definition and Functions

Pin	Name	Type	Description
1	A0	Input	Address pin 0
2	A1	Input	Address pin 1
3	A2	Input	Address pin 2
4	VSS	Power	Ground
5	SDA	I/O	Serial data (open-drain, pull-up required)
6	SCL	Input	Serial clock (Schmitt-trigger)
7	WP	Input	Write Protect (VCC=protect, VSS=normal)
8	VCC	Power	Supply (1.7V to 5.5V)

AT24C02D-SSHL-T uses the 8-TSSOP surface-mount package from Microchip: Pin 1 = A0 (address), Pin 2 = A1 (address), Pin 3 = A2 (address), Pin 4 = VSS (GND), Pin 5 = SDA (I2C data), Pin 6 = SCL (I2C clock), Pin 7 = WP (Write Protect, active-HIGH), Pin 8 = VCC (1.7-5.5V). The three address pins (A0, A1, A2) set the I2C slave address, allowing up to 8 AT24C02D devices on one bus. When WP (Pin 7) is tied HIGH, the entire memory array is write-protected; tie LOW for normal read/write. The SSHL-T suffix denotes TSSOP-8 tape-and-reel. For through-hole, AT24C02D-SSHM-T provides the same in SOIC-8. The AT24C02D is an upgraded version of AT24C02B with enhanced ESD protection and lower standby current.

Application Scenarios:In which products and applications isAT24C02D-SSHL-T used

Config Storage: 256 bytes stores device settings, calibration, and serial numbers with 100-year retention
User Preferences: I2C interface simplifies connection to any MCU; 1MHz mode for quick read at power-up
Multi-Device: 8 devices on one bus provide 16Kbit distributed storage across a PCB without chip selects
Low Power: 1.7V min operation suits battery-powered IoT endpoints with deep-sleep wake-and-write
Cost-Sensitive: Small 2Kbit size is the lowest-cost I2C EEPROM for applications needing just a few bytes of NVM

Alternative Models:What chips are recommended as replacements for AT24C02D-SSHL-T

Model	Manufacturer	Key Difference	Package	Specs
AT24C04D-SSHL-T	Microchip	4Kbit, same pinout, 16-byte page	–	–
AT24C02C-SSHL-T	Microchip	C revision, 40yr retention, 400kHz max	–	–
24LC02B-I/SN	Microchip	2Kb, 400kHz, SOIC-8	–	–
M24C02-FMN6TP	ST	2Kbit, TSSOP-8, equivalent	–	–
BR24G02FVT-WE2	Rohm	2Kbit I2C, TSSOP-8	–	–

AT24C02D-SSHL-T is a 2Kbit (256×8) I2C EEPROM from Microchip in TSSOP-8. The AT24C04D doubles density to 4Kbit in the same package. The AT24C08D and AT24C16D provide 8Kbit and 16Kbit respectively. The AT24C32D offers 32Kbit with 32-byte page write. The 24LC02B-I/SN from Microchip is the legacy equivalent. The M24C02 from ST provides similar 2Kbit with WC pin. The CAT24C02WI from onsemi offers 2Kbit with 1.7V minimum supply. For higher density, AT24C256D provides 256Kbit.