الصفحة الرئيسية > الدوائر المتكاملة الدوائر المتكاملة > SN74LS194N

SN74LS194N

4-bit bidirectional universal shift register, LS TTL, PDIP-16

3500

المخزون الفعال

انتقل إلى الاستفسار

Image for reference only

جزء الشركة المصنعة ： جزء الشركة المصنعة

SN74LS194N

الحزمة ： الحزمة

PDIP-16 (19.3 x 6.35 x 4.57mm, 2.54mm pitch, through-hole)

العلامة التجارية ： العلامة التجارية

فئات المنتجات:：فئات المنتجات

الدوائر المتكاملة الدوائر المتكاملة, واجهة ICs

توصيات أخرى قد تكون مهتماً بها.

SII9396SCNUC-BAR

IS43TR16256BL-125KBLI

الوصف

نظرة عامة على المنتج

The SN74LS194N from Texas Instruments is a 4-bit bidirectional universal shift register with parallel load, serial shift left/right, and synchronous mode control in a 16-pin PDIP package.

المواصفات الرئيسية

الوظيفة	4-bit bidirectional universal shift register
عائلة المنطق	LS (Low-power Schottky)
جهد الإمداد	4.75V to 5.25V
Modes	Inhibit, Shift Right, Shift Left, Parallel Load
Mode Control	S0 and S1 pins (2-bit select)
Serial Inputs	SR SER (shift right), SL SER (shift left)
Parallel Inputs	A, B, C, D
Outputs	QA, QB, QC, QD
Clear	Asynchronous, active LOW
الحد الأقصى لتردد الساعة	25MHz typical
درجة حرارة التشغيل	0°C to +70°C
الحزمة	PDIP-16 (19.3 x 6.35mm)

الميزات

Four operating modes: hold, shift right, shift left, parallel load
Synchronous mode selection via S0, S1
Dedicated serial inputs for left and right shift
Direct overriding clear
Cascadable for wider registers

التطبيقات

Serial-to-parallel and parallel-to-serial conversion
Arithmetic shift (multiply/divide by 2)
General-purpose data routing
Pseudo-random number generator

مقدمة المنتج:SN74LS194N مقدمة المنتج

The SN74LS194N from Texas Instruments is a 4-bit bidirectional universal shift register that can perform four operations: hold (no change), shift right, shift left, and parallel load — all selected by the 2-bit mode control (S0, S1). On each rising clock edge, the selected operation is performed synchronously. Shift right: QA→QB→QC→QD, with the new QA loaded from SR SER. Shift left: QD→QC→QB→QA, with the new QD loaded from SL SER. Parallel load: A→QA, B→QB, C→QC, D→QD simultaneously. Hold: S0=S1=0, no change on any output. The asynchronous CLR input resets all outputs to 0 regardless of the clock. The 74194 is called ‘universal’ because it handles all common shift register operations in one IC. Two 74194s cascade to form an 8-bit register: QD of the first connects to SL SER of the second (for left shift), and QA of the second connects to SR SER of the first (for right shift). The N suffix denotes the PDIP-16 package.

مبدأ العمل:SN74LS194N مبدأ العمل

The SN74LS194N has four D-type flip-flops (QA-QD) whose D inputs are connected to a 4:1 multiplexer controlled by S0 and S1. The multiplexer selects the source for each flip-flop: (1) S0=0, S1=0: each D input connects to its own Q output → HOLD (no change). (2) S0=1, S1=0: each D input connects to the previous stage → SHIFT RIGHT: QA←SR_SER, QB←QA, QC←QB, QD←QC. (3) S0=0, S1=1: each D input connects to the next stage → SHIFT LEFT: QD←SL_SER, QC←QD, QB←QC, QA←QB. (4) S0=1, S1=1: each D input connects to its parallel input → PARALLEL LOAD: QA←A, QB←B, QC←C, QD←D. All changes occur on the rising edge of CLK. The CLR input is asynchronous and overrides everything: when CLR=LOW, all Q outputs go LOW immediately. For serial-to-parallel conversion: feed serial data into SR SER, clock 4 times with S0=1,S1=0, then read QA-QD as parallel data. For parallel-to-serial: first parallel load (S0=S1=1), then shift right 4 times, reading QD each time.

وصف الدبوس:SN74LS194N تعريف الدبوس ووظائفه

دبوس	الاسم	النوع	الوصف
1	CLR	المدخلات	Asynchronous clear (active LOW)
2	SR SER	المدخلات	Serial shift-right input
3	A	المدخلات	Parallel input A (QA)
4	B	المدخلات	Parallel input B (QB)
5	C	المدخلات	Parallel input C (QC)
6	D	المدخلات	Parallel input D (QD)
7	S1	المدخلات	Mode select 1 (with S0: 00=hold, 01=left, 10=right, 11=load)
8	GND	الطاقة	أرضي
9	S0	المدخلات	Mode select 0
10	SL SER	المدخلات	Serial shift-left input
11	CLK	المدخلات	Clock input (rising edge)
12	QD	المخرجات	Register output D (MSB)
13	QC	المخرجات	Register output C
14	QB	المخرجات	Register output B
15	QA	المخرجات	Register output A (LSB)
16	VCC	الطاقة	Supply (5V)

Application Scenarios:In which products and applications isSN74LS194N مستعمل

Serial-to-Parallel: Serial data → SR SER; S0=1,S1=0; clock 4 times; read QA-QD as parallel output
Parallel-to-Serial: Data on A-D; S0=S1=1, clock once to load; then S0=1,S1=0, clock 4 times; read QD each clock for serial out
Multiply by 2: Parallel load number into QA-QD; then shift left once (S0=0,S1=1, clock); result = 2× original; shift left again = 4×
8-Bit Register: Two 74194; QD(#1)→SL SER(#2); QA(#2)→SR SER(#1); shared CLK, S0, S1, CLR; 8-bit bidirectional shift

Alternative Models:What chips are recommended as replacements for SN74LS194N

الطراز	الشركة المصنعة	الفرق الرئيسي	الحزمة	Supply
74LS194N	TI/Nexperia	Original TTL version with 5V-only supply, typical propagation delay 10-15ns	DIP-16	5V TTL
74LS194D	TI/Nexperia	Surface-mount SOIC version of LS with identical logic function	SOIC-16	5V TTL
74HC194D	TI/Nexperia	CMOS version with wide 2-6V supply range, lower power consumption and higher noise immunity	SOIC-16	2-6V CMOS
74HC194N	TI/Nexperia	Through-hole DIP version of HC family for prototyping and repair	DIP-16	2-6V CMOS
74HCT194D	TI/Nexperia	CMOS with TTL-compatible input levels, ideal for mixing with LS devices at 5V	SOIC-16	4.5-5.5V TTL-in
74HCT194N	TI/Nexperia	Through-hole DIP version of HCT family for prototyping and repair	DIP-16	4.5-5.5V TTL-in

The 74194 is a 4-Bit Bidirectional Universal Shift Register. Family variants span from the original LS TTL (5V only) to modern LVC/AUP (down to 0.8V). HC and HCT versions offer 2-6V CMOS operation with HCT providing TTL-compatible input thresholds for mixed 5V systems. CD4000-series equivalents offer the widest 3-18V supply range at the cost of lower switching speed. DIP packages (N suffix) are through-hole; SOIC (D suffix) and TSSOP are surface-mount.