Home > Microcontrollers & Processors > Digital Signal Processors (DSP) > 74HC32D

74HC32D

Quad 2-input OR gate, 2-6V, 7ns, SOIC-14

10440

Effective Inventory

Go to Inquiry

Image for reference only

Manufacturer Part：

74HC32D

Package：

SOIC-14 / SOT108-1 (8.75×3.9×1.45 mm, 1.27mm pitch)

Description

Product Overview

The 74HC32D from Nexperia is a quad 2-input OR gate in an SOIC-14 package. Inputs include clamp diodes that enable current-limiting resistors to interface with voltages in excess of VCC. With wide 2.0V to 6.0V supply, CMOS low power, balanced propagation delays, and high noise immunity, it complies with JEDEC standards and is specified from -40°C to +125°C.

Key Specifications

Logic Function	Quad 2-input OR gate
Supply Voltage	2.0V to 6.0V
Propagation Delay	7 ns typical @ 6V, 15 ns max
Output Drive	±5.2 mA
Max Frequency	36 MHz
Input Levels	CMOS (74HC32)
Output Type	Push-pull (CMOS levels)
Quiescent Current	2 µA typical
ESD Protection	HBM >2000V, CDM >1000V
Latch-up	>100 mA per JESD 78 Class II Level B
Operating Temperature	-40°C to +125°C
Package	SOIC-14 (SOT108-1, 8.75×3.9 mm)

Features

Wide supply voltage range: 2.0V to 6.0V
CMOS low power dissipation
High noise immunity
Input clamp diodes for overvoltage interface
Symmetrical output impedance
Balanced propagation delays
ESD protection: HBM >2000V, CDM >1000V
Complies with JEDEC standards: JESD7A, JESD8C

Applications

General-purpose logic OR functions
Signal combining and data routing
Address decoding and enable logic
Industrial and consumer digital logic

Product Introduction:74HC32D Product Introduction

The 74HC32D from Nexperia is a quad 2-input OR gate with 2.0V to 6.0V supply, 7 ns typical propagation delay, CMOS low power, and input clamp diodes for overvoltage interfacing in an SOIC-14 package rated to 125°C. Ideal for general-purpose logic OR functions, signal combining, and address decoding.

Working Principle:74HC32D Working Principle

The 74HC32D implements four independent 2-input OR gates. Each gate performs the Boolean function Y = A OR B, outputting HIGH when either or both inputs are HIGH. The CMOS implementation uses complementary N-channel and P-channel MOSFET pairs for each gate, achieving rail-to-rail output swings with minimal quiescent current. Input clamp diodes protect against voltages exceeding VCC or below GND, allowing safe interfacing with higher voltage signals through current-limiting resistors. The balanced CMOS output stage provides symmetrical source and sink drive capability (±5.2 mA), making it suitable for driving CMOS inputs directly.

Pin Description:74HC32D Pin Definition and Functions

Pin	Name	Type	Function
1	1A	Input	Gate 1 input A
2	1B	Input	Gate 1 input B
3	1Y	Output	Gate 1 output (1A OR 1B)
4	2A	Input	Gate 2 input A
5	2B	Input	Gate 2 input B
6	2Y	Output	Gate 2 output
7	GND	Power	Ground (0V)
8	3Y	Output	Gate 3 output
9	3A	Input	Gate 3 input A
10	3B	Input	Gate 3 input B
11	4Y	Output	Gate 4 output
12	4A	Input	Gate 4 input A
13	4B	Input	Gate 4 input B
14	VCC	Power	Supply voltage (2.0-6.0V)

Application Scenarios:In which products and applications is74HC32D used

General-purpose logic OR functions in digital systems
Signal combining: merging multiple enable or interrupt lines
Address decoding and chip-select generation
Industrial and consumer digital logic glue circuits

Alternative Models:What chips are recommended as replacements for 74HC32D

Manufacturer	Part Number	Package	Notes
Nexperia	74HCT32D	SOIC-14	TTL input levels (4.5-5.5V)
TI	SN74HC32DR	SOIC-14	Functionally equivalent
ON Semi	MC74HC32ADR2G	SOIC-14	Functionally equivalent
Toshiba	TC74HC32AF	SOP-14	Functionally equivalent
Nexperia	74HC32PW	TSSOP-14	Smaller footprint, same function