The 74LVC1G157GV is a Nexperia single 2-input multiplexer with 1.65V to 5.5V supply, Schmitt-trigger inputs, ±24mA output drive, and IOFF partial power-down support. Packaged in TSOP6 (SOT457\/SC-74), -40°C to +125°C.<\/p>\n
| \u7535\u6e90\u7535\u538b<\/td>\n | 1.65 V \u81f3 5.5 V<\/td>\n<\/tr>\n | ||||||||||||||||||||||||||||||||||||
| \u4f20\u64ad\u5ef6\u8fdf<\/td>\n | 2.2 ns typical<\/td>\n<\/tr>\n | ||||||||||||||||||||||||||||||||||||
| Output Drive<\/td>\n | ±24 mA @ 3.0V<\/td>\n<\/tr>\n | ||||||||||||||||||||||||||||||||||||
| Inputs<\/td>\n | Overvoltage tolerant to 5.5V<\/td>\n<\/tr>\n | ||||||||||||||||||||||||||||||||||||
| ESD<\/td>\n | HBM >2000V, CDM >1000V<\/td>\n<\/tr>\n | ||||||||||||||||||||||||||||||||||||
| \u5305\u88c5<\/td>\n | TSOP6 (SOT457)<\/td>\n<\/tr>\n<\/table>\n\u7279\u70b9<\/h2>\n\u5e94\u7528<\/h2>\nProduct Overview The 74LVC1G157GV is a Nexperia single 2-input multiplexer with 1.65V to 5.5V supply, Schmitt-trigger inputs, ±24mA output drive, and IOFF partial power-down support. Packaged in TSOP6 (SOT457\/SC-74), -40°C to +125°C. Key Specifications Supply Voltage 1.65 V to 5.5 V Propagation Delay 2.2 ns typical Output Drive ±24 mA @ 3.0V Inputs Overvoltage tolerant […]<\/p>\n","protected":false},"author":2,"featured_media":0,"comment_status":"open","ping_status":"","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"footnotes":""},"categories":[13],"tags":[],"chip_brand":[140],"class_list":["post-8997","post","type-post","status-publish","format-standard","hentry","category-integrated-circuits-ics","chip_brand-nexperia"],"acf":{"brief_explanation":"Single 2-input MUX, 1.65-5.5V, Schmitt, TSOP6","date_code":"","package_case":"TSOP6 \/ SOT457 \/ SC-74 (3.1 x 1.7 x 1.0 mm)","in_stock":18500,"datasheet":"https:\/\/assets.nexperia.com\/documents\/data-sheet\/74LVC1G157.pdf","price":"$0.035 @ 1ku","product_introduction":"The 74LVC1G157GV is a Nexperia single 2-input multiplexer in a TSOP6 (SOT457\/SC-74) package. The device selects one of two data inputs (I0 or I1) under control of a common select input (S), presenting the selected data at the output (Y) in true (non-inverted) form. The 1.65V to 5.5V supply range allows the device to operate at any common logic voltage, and the overvoltage-tolerant inputs accept signals up to 5.5V regardless of VCC, enabling use as a level translator in mixed 3.3V\/5V environments. Schmitt-trigger action at all inputs provides high noise immunity and tolerance for slow input rise and fall times. The ±24mA output drive at 3.0V can directly interface with multiple TTL or CMOS loads. The IOFF circuitry disables the output when VCC = 0V, preventing damaging backflow current in partial power-down applications such as hot-swap and standby modes. The 2.2ns typical propagation delay supports high-speed signal routing. The device complies with JEDEC standards for all supply voltage ranges and provides ESD protection exceeding 2000V HBM and 1000V CDM.","working_principle":"The 74LVC1G157 is a combinatorial logic device implementing the boolean function Y = (I0 AND \/S) OR (I1 AND S). When the select input S is LOW, the I0 input is routed to the output Y; when S is HIGH, the I1 input is routed to the output. The Schmitt-trigger input buffers convert slowly-changing or noisy input signals into clean digital levels with hysteresis, preventing oscillation and reducing susceptibility to noise. The output buffer provides ±24mA drive capability. The IOFF circuit consists of a series switch between the output driver and the output pin that opens when VCC drops to 0V, preventing current flow from the output pin through the internal ESD diodes to VCC. The overvoltage-tolerant input structure uses a separated input NMOS gate that can withstand voltages up to 5.5V even when VCC is lower, enabling level translation without additional components.","pin_description":"
|