{"id":7935,"date":"2026-06-28T05:54:04","date_gmt":"2026-06-28T05:54:04","guid":{"rendered":"https:\/\/materialparts.com\/sn74ls138n-3\/"},"modified":"2026-06-28T11:45:45","modified_gmt":"2026-06-28T11:45:45","slug":"sn74ls138n-3","status":"publish","type":"post","link":"https:\/\/materialparts.com\/zh\/sn74ls138n-3\/","title":{"rendered":"SN74LS138N"},"content":{"rendered":"

\u4ea7\u54c1\u6982\u89c8<\/h2>\n

The SN74LS138N from Texas Instruments is a 3-line to 8-line decoder\/demultiplexer with three enable inputs (two active-low, one active-high) and active-low outputs in a 16-pin PDIP package.<\/p>\n

\u4e3b\u8981\u89c4\u683c<\/h2>\n\n\n\n\n\n\n\n\n\n\n
\u529f\u80fd<\/td>\n3-line to 8-line decoder\/demultiplexer<\/td>\n<\/tr>\n
\u903b\u8f91\u5bb6\u65cf<\/td>\nLS (Low-power Schottky)<\/td>\n<\/tr>\n
\u7535\u6e90\u7535\u538b<\/td>\n4.75V to 5.25V (5V nominal)<\/td>\n<\/tr>\n
Select Inputs<\/td>\n3 (A, B, C) \u2014 C is MSB<\/td>\n<\/tr>\n
Outputs<\/td>\n8 (Y0-Y7, active-low)<\/td>\n<\/tr>\n
Enable Inputs<\/td>\nG1 (active-high), G2A and G2B (active-low)<\/td>\n<\/tr>\n
\u4f20\u64ad\u5ef6\u8fdf<\/td>\n22ns typical (select to output)<\/td>\n<\/tr>\n
\u5de5\u4f5c\u6e29\u5ea6<\/td>\n0\u00b0C to +70\u00b0C<\/td>\n<\/tr>\n
\u5305\u88c5<\/td>\nPDIP-16 (19.3 x 6.35mm)<\/td>\n<\/tr>\n<\/table>\n

\u7279\u70b9<\/h2>\n
    \n
  • 3-to-8 line decoder\/demultiplexer<\/li>\n
  • Active-low outputs for direct chip-select generation<\/li>\n
  • Three enable inputs for cascading<\/li>\n
  • 22ns typical propagation delay<\/li>\n
  • Multiple 138s can be combined for larger decoding<\/li>\n<\/ul>\n

    \u5e94\u7528<\/h2>\n
      \n
    • Memory address decoding<\/li>\n
    • I\/O port selection<\/li>\n
    • Chip-select generation<\/li>\n
    • Data demultiplexing<\/li>\n
    • Cascaded larger decoders<\/li>\n<\/ul>","protected":false},"excerpt":{"rendered":"

      Product Overview The SN74LS138N from Texas Instruments is a 3-line to 8-line decoder\/demultiplexer with three enable inputs (two active-low, one active-high) and active-low outputs in a 16-pin PDIP package. Key Specifications Function 3-line to 8-line decoder\/demultiplexer Logic Family LS (Low-power Schottky) Supply Voltage 4.75V to 5.25V (5V nominal) Select Inputs 3 (A, B, C) \u2014 […]<\/p>\n","protected":false},"author":2,"featured_media":0,"comment_status":"open","ping_status":"","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"footnotes":""},"categories":[13,20],"tags":[],"chip_brand":[138],"class_list":["post-7935","post","type-post","status-publish","format-standard","hentry","category-integrated-circuits-ics","category-interface-ics","chip_brand-ti"],"acf":{"brief_explanation":"3-to-8 decoder\/demux, active-low outputs, 3 enables, PDIP-16","date_code":"","package_case":"PDIP-16 (19.3 x 6.35 x 4.57mm, 2.54mm pitch, through-hole)","in_stock":6000,"datasheet":"https:\/\/www.ti.com\/lit\/ds\/symlink\/sn74ls138.pdf","price":"$0.45 @ 1ku","product_introduction":"The SN74LS138N from Texas Instruments is a 3-line to 8-line decoder\/demultiplexer that takes a 3-bit binary address (A, B, C) and asserts one of eight active-low outputs (Y0-Y7). It is the most commonly used address decoder in digital systems, generating chip-select signals for memory and peripheral ICs. The three enable inputs\u2014G1 (active-high) and G2A, G2B (both active-low)\u2014must all be properly asserted for any output to be active; if any enable is inactive, all outputs remain HIGH (inactive). This enables cascading: a 4-to-16 decoder is built from two 138s by connecting the MSB address bit to G1 of one and G2A of the other. The 22ns propagation delay is fast enough for microprocessor address decoding in most 8-bit and 16-bit systems. The N suffix denotes the PDIP-16 through-hole package.","working_principle":"The SN74LS138N decodes a 3-bit binary input (CBA) to assert one of eight active-low outputs. For input CBA = 000, output Y0 goes LOW (all others remain HIGH). For CBA = 101, Y5 goes LOW, etc. The three enable inputs must all be asserted for the device to function: G1 must be HIGH, and both G2A and G2B must be LOW. If any enable is not satisfied, all eight outputs remain HIGH (inactive), regardless of the address inputs. For address decoding, the address lines connect to C, B, A, and the enables are used for higher-order address qualification. For example, in a 64K memory space with eight 8K devices: A0-A12 connect to each device's address inputs, A13-A15 connect to the 138's C, B, A inputs, and a master enable (e.g., MREQ) connects to G1. The 138 then selects one of eight devices based on A15-A13. For a 4-to-16 decoder using two 138s: A0-A2 go to both devices' CBA inputs; A3 goes to G1 of the first and G2A of the second; the first device decodes addresses 0-7, the second decodes 8-15.","pin_description":"\n
      Pin<\/th>Name<\/th>Type<\/th>Description<\/th><\/tr>\n
      1<\/td>A<\/td>Input<\/td>Address input A (LSB)<\/td><\/tr>\n
      2<\/td>B<\/td>Input<\/td>Address input B<\/td><\/tr>\n
      3<\/td>C<\/td>Input<\/td>Address input C (MSB)<\/td><\/tr>\n
      4<\/td>G2A<\/td>Input<\/td>Enable (active-low)<\/td><\/tr>\n
      5<\/td>G2B<\/td>Input<\/td>Enable (active-low)<\/td><\/tr>\n
      6<\/td>G1<\/td>Input<\/td>Enable (active-high)<\/td><\/tr>\n
      7<\/td>Y7<\/td>Output<\/td>Output 7 (active-low)<\/td><\/tr>\n
      8<\/td>GND<\/td>Power<\/td>Ground<\/td><\/tr>\n
      9<\/td>Y6<\/td>Output<\/td>Output 6 (active-low)<\/td><\/tr>\n
      10<\/td>Y5<\/td>Output<\/td>Output 5 (active-low)<\/td><\/tr>\n
      11<\/td>Y4<\/td>Output<\/td>Output 4 (active-low)<\/td><\/tr>\n
      12<\/td>Y3<\/td>Output<\/td>Output 3 (active-low)<\/td><\/tr>\n
      13<\/td>Y2<\/td>Output<\/td>Output 2 (active-low)<\/td><\/tr>\n
      14<\/td>Y1<\/td>Output<\/td>Output 1 (active-low)<\/td><\/tr>\n
      15<\/td>Y0<\/td>Output<\/td>Output 0 (active-low)<\/td><\/tr>\n
      16<\/td>VCC<\/td>Power<\/td>Supply (4.75V to 5.25V)<\/td><\/tr>\n<\/table>\n

      SN74LS138N uses the PDIP-16 package: VCC at Pin 16, GND at Pin 8. Three binary select inputs (A=Pin 1, B=Pin 2, C=Pin 3) decode to one of eight active-low outputs (Y0=Pin 15 through Y7=Pin 7). Three enable inputs control the device: G1=Pin 6 (active-high), G2A=Pin 4 (active-low), G2B=Pin 5 (active-low). All enables must be active for any output to go low. This 3-enable scheme allows cascading for 4-to-16 or 5-to-32 decoding without external logic. The active-low outputs interface directly with active-low TTL chip selects. For 2-to-4 decoding, use SN74LS139N (dual 2-to-4 decoder in the same DIP-16).<\/p>","application_scenarios":"

        \n
      • Memory Decode:<\/strong> A15-A13 \u2192 CBA; MREQ \u2192 G1; Y0-Y7 \u2192 \/CS of 8 memory devices; each gets 8K address space<\/li>\n
      • I\/O Port Select:<\/strong> Low address bits \u2192 CBA; IORQ \u2192 G1; Y0-Y7 \u2192 \/CS of 8 peripheral chips<\/li>\n
      • 4-to-16 Decode:<\/strong> Two 138s; A3 selects which chip; A0-A2 selects output within chip; 16 active-low outputs<\/li>\n
      • Demultiplexer:<\/strong> Data signal on G1; A0-A2 select which output gets the data; G2A=G2B=LOW<\/li>\n
      • LED Scanner:<\/strong> Counter on CBA; Y0-Y7 drive LEDs (active-low = sink); sequentially lights 8 LEDs<\/li>\n<\/ul>","alternative_models":"\n
        Model<\/th>Manufacturer<\/th>Key Difference<\/th>Package<\/th>Supply<\/th><\/tr>\n
        74LS138N<\/td>TI\/Nexperia<\/td>Original TTL version with 5V-only supply, typical propagation delay 10-15ns<\/td>DIP-16<\/td>5V TTL<\/td><\/tr>\n
        74LS138D<\/td>TI\/Nexperia<\/td>Surface-mount SOIC version of LS with identical logic function<\/td>SOIC-16<\/td>5V TTL<\/td><\/tr>\n
        74HC138D<\/td>TI\/Nexperia<\/td>CMOS version with wide 2-6V supply range, lower power consumption and higher noise immunity<\/td>SOIC-16<\/td>2-6V CMOS<\/td><\/tr>\n
        74HC138N<\/td>TI\/Nexperia<\/td>Through-hole DIP version of HC family for prototyping and repair<\/td>DIP-16<\/td>2-6V CMOS<\/td><\/tr>\n
        74HCT138D<\/td>TI\/Nexperia<\/td>CMOS with TTL-compatible input levels, ideal for mixing with LS devices at 5V<\/td>SOIC-16<\/td>4.5-5.5V TTL-in<\/td><\/tr>\n
        74HCT138N<\/td>TI\/Nexperia<\/td>Through-hole DIP version of HCT family for prototyping and repair<\/td>DIP-16<\/td>4.5-5.5V TTL-in<\/td><\/tr>\n
        74AC138D<\/td>TI\/Nexperia<\/td>Advanced CMOS with 2-6V supply and higher output drive current (24mA vs 6mA for HC)<\/td>SOIC-16<\/td>2-6V CMOS<\/td><\/tr>\n
        74AC138N<\/td>TI\/Nexperia<\/td>Through-hole DIP version of AC family for prototyping and repair<\/td>DIP-16<\/td>2-6V CMOS<\/td><\/tr>\n
        74LVC138D<\/td>TI\/Nexperia<\/td>Low-voltage CMOS for 1.65-3.6V modern logic with 24mA output drive and bus-hold inputs<\/td>SOIC-16<\/td>1.65-3.6V CMOS<\/td><\/tr>\n
        74LVC138N<\/td>TI\/Nexperia<\/td>Through-hole DIP version of LVC family for prototyping and repair<\/td>DIP-16<\/td>1.65-3.6V CMOS<\/td><\/tr>\n<\/table>\n

        The 74138 is a 3-Line to 8-Line Decoder\/Demultiplexer. Family variants span from the original LS TTL (5V only) to modern LVC\/AUP (down to 0.8V). HC and HCT versions offer 2-6V CMOS operation with HCT providing TTL-compatible input thresholds for mixed 5V systems. CD4000-series equivalents offer the widest 3-18V supply range at the cost of lower switching speed. DIP packages (N suffix) are through-hole; SOIC (D suffix) and TSSOP are surface-mount.<\/p>"},"_links":{"self":[{"href":"https:\/\/materialparts.com\/zh\/wp-json\/wp\/v2\/posts\/7935","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/materialparts.com\/zh\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/materialparts.com\/zh\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/materialparts.com\/zh\/wp-json\/wp\/v2\/users\/2"}],"replies":[{"embeddable":true,"href":"https:\/\/materialparts.com\/zh\/wp-json\/wp\/v2\/comments?post=7935"}],"version-history":[{"count":1,"href":"https:\/\/materialparts.com\/zh\/wp-json\/wp\/v2\/posts\/7935\/revisions"}],"predecessor-version":[{"id":8183,"href":"https:\/\/materialparts.com\/zh\/wp-json\/wp\/v2\/posts\/7935\/revisions\/8183"}],"wp:attachment":[{"href":"https:\/\/materialparts.com\/zh\/wp-json\/wp\/v2\/media?parent=7935"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/materialparts.com\/zh\/wp-json\/wp\/v2\/categories?post=7935"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/materialparts.com\/zh\/wp-json\/wp\/v2\/tags?post=7935"},{"taxonomy":"chip_brand","embeddable":true,"href":"https:\/\/materialparts.com\/zh\/wp-json\/wp\/v2\/chip_brand?post=7935"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}