The XC2C64A-7VQG44C from AMD (formerly Xilinx) is a CoolRunner-II CPLD with 64 macrocells, 1,500 usable gates, and 33 I\/O pins in a 44-pin VQFP package. Featuring 7ns pin-to-pin delay, 159MHz internal frequency, and 100uA standby current.<\/p>\n
| Macrocells<\/td>\n | 64<\/td>\n<\/tr>\n | ||||||||||||||||||||||||||||||||||
| Usable Gates<\/td>\n | 1,500<\/td>\n<\/tr>\n | ||||||||||||||||||||||||||||||||||
| I\/O Pins<\/td>\n | 33<\/td>\n<\/tr>\n | ||||||||||||||||||||||||||||||||||
| Pin-to-Pin Delay (tPD)<\/td>\n | 7 ns<\/td>\n<\/tr>\n | ||||||||||||||||||||||||||||||||||
| Internal Frequency (fMAX)<\/td>\n | 159 MHz<\/td>\n<\/tr>\n | ||||||||||||||||||||||||||||||||||
| Standby Current<\/td>\n | 100 uA typical<\/td>\n<\/tr>\n | ||||||||||||||||||||||||||||||||||
| \u7535\u6e90\u7535\u538b<\/td>\n | 1.8 V core, 1.5V-3.3V I\/O<\/td>\n<\/tr>\n | ||||||||||||||||||||||||||||||||||
| \u914d\u7f6e<\/td>\n | Non-volatile (on-chip Flash)<\/td>\n<\/tr>\n | ||||||||||||||||||||||||||||||||||
| JTAG<\/td>\n | IEEE 1149.1, ISP capable<\/td>\n<\/tr>\n | ||||||||||||||||||||||||||||||||||
| \u5de5\u4f5c\u6e29\u5ea6<\/td>\n | 0\u00b0C to +70\u00b0C (C grade)<\/td>\n<\/tr>\n | ||||||||||||||||||||||||||||||||||
| \u5305\u88c5<\/td>\n | VQFP-44 (10×10 mm)<\/td>\n<\/tr>\n<\/table>\n\u7279\u70b9<\/h2>\n\u5e94\u7528<\/h2>\nProduct Overview The XC2C64A-7VQG44C from AMD (formerly Xilinx) is a CoolRunner-II CPLD with 64 macrocells, 1,500 usable gates, and 33 I\/O pins in a 44-pin VQFP package. Featuring 7ns pin-to-pin delay, 159MHz internal frequency, and 100uA standby current. Key Specifications Macrocells 64 Usable Gates 1,500 I\/O Pins 33 Pin-to-Pin Delay (tPD) 7 ns Internal Frequency […]<\/p>\n","protected":false},"author":2,"featured_media":0,"comment_status":"open","ping_status":"","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"footnotes":""},"categories":[],"tags":[],"chip_brand":[134],"class_list":["post-7337","post","type-post","status-publish","format-standard","hentry","chip_brand-microchip"],"acf":{"brief_explanation":"64-macrocell CPLD, 7ns tPD, 100uA standby, 1.8V core, 33 I\/O, Flash, VQFP-44","date_code":"","package_case":"VQFP-44 (10.0 x 10.0 x 1.40 mm)","in_stock":2190,"datasheet":"https:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds090.pdf","price":"$3.50 @ 1ku","product_introduction":"The XC2C64A-7VQG44C from AMD (formerly Xilinx) is a member of the CoolRunner-II family of low-power CPLDs. The device contains 64 macrocells organized into 4 function blocks, providing 1,500 usable gates and 33 I\/O pins. The CoolRunner-II architecture uses Fast ZERO Power (FZP) technology that achieves ultra-low 100uA typical standby current, making it ideal for battery-powered applications. The 7ns pin-to-pin delay and 159MHz internal operating frequency support high-performance logic functions. The device stores its configuration in on-chip Flash memory, providing instant-on capability without external configuration devices. The 1.8V core voltage minimizes power dissipation while supporting multiple I\/O voltage standards (1.5V, 1.8V, 2.5V, 3.3V) for mixed-voltage system integration. The DataGATE feature selectively blocks input signals to unused I\/O pins, further reducing power consumption. JTAG in-system programming allows field updates without removing the device from the board.","working_principle":"The XC2C64A-7VQG44C is a Complex Programmable Logic Device (CPLD) based on the CoolRunner-II FZP (Fast ZERO Power) architecture. (1) Function Blocks: The device contains 4 function blocks (FBs), each with 16 macrocells. Each macrocell contains a programmable AND\/OR array, a configurable flip-flop, and I\/O routing. The AND\/OR array implements combinational logic, while the flip-flop provides registered operation. (2) Advanced Interconnect Matrix (AIM): The AIM connects all FB outputs and I\/O inputs to every FB input, providing 100% routability. (3) FZP Technology: Unlike traditional CPLDs that continuously evaluate the AND array (consuming significant power), CoolRunner-II uses a patented technique that only activates the logic paths that change, reducing standby current to 100uA. (4) Flash Configuration: The device configuration is stored in on-chip Flash memory cells that directly control the routing switches and logic functions. This provides instant-on operation and eliminates the need for external configuration devices. (5) DataGATE: An on-chip circuit that can selectively disable the input buffers on unused I\/O pins, preventing switching noise from consuming power.","pin_description":"
|