The TLC2543CDW from TI is a 12-bit, 11-channel successive approximation ADC with SPI interface operating at 66ksps, suitable for data acquisition systems requiring multiple analog input channels.<\/p>\n
| \u5305\u88c5<\/td>\n | SOIC-20 (300mil)<\/td>\n<\/tr>\n<\/table>\n\u7279\u70b9<\/h2>\n\u5e94\u7528<\/h2>\nProduct Overview The TLC2543CDW from TI is a 12-bit, 11-channel successive approximation ADC with SPI interface operating at 66ksps, suitable for data acquisition systems requiring multiple analog input channels. Key Specifications Package SOIC-20 (300mil) Features See datasheet for complete specifications Industry-standard package Applications Industrial control Consumer electronics Communication equipment Automotive electronics<\/p>","protected":false},"author":2,"featured_media":0,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"footnotes":""},"categories":[19,13],"tags":[],"chip_brand":[138],"class_list":["post-5548","post","type-post","status-publish","format-standard","hentry","category-analog-linear-ics","category-integrated-circuits-ics","chip_brand-ti"],"acf":{"brief_explanation":"12-bit 11-channel ADC, SPI, 66ksps, 20-SOIC","date_code":"","package_case":"SOIC-20 (300mil)","in_stock":10935,"datasheet":"https:\/\/www.ti.com\/lit\/ds\/symlink\/tlc2543.pdf","price":"$5.20 @ 1ku","product_introduction":"The TLC2543CDW from TI is a 12-bit, 11-channel successive approximation ADC with SPI interface operating at 66ksps, suitable for data acquisition systems requiring multiple analog input channels.","working_principle":"The TLC2543CDW is a 12-bit 11-channel ADC from Texas Instruments in SOIC-20, using a successive approximation register (SAR) architecture with switched-capacitor input. The conversion process: (1) The analog input is sampled by connecting the internal sampling capacitor to the selected AIN channel through the multiplexer for 4 I\/O CLK cycles (acquisition time); (2) The capacitor is disconnected and the SAR begins binary search: the MSB is tested first, the capacitor DAC applies VREF\/2 to the comparator; if the input is higher, the MSB is set; if lower, it is cleared; (3) This continues for all 12 bits, requiring 12 I\/O CLK cycles; (4) The result is shifted out on DATA OUT while the next command is shifted in on DATA IN. The total conversion time is 10us (66ksps throughput at 4.1MHz I\/O CLK). The 11 analog inputs can be configured for single-ended (11 channels vs GND) or differential (5 pairs) mode via the command register. The internal 2.5V reference provides 0-2.5V input range, or an external reference can be applied to REF+ for custom ranges. The EOC (End-of-Conversion) pin goes LOW during conversion and HIGH when complete, allowing polling or interrupt-driven operation. The CS (Chip Select) pin enables the SPI interface. The device uses a 16-bit SPI frame: 4-bit command (channel select + output format) shifted in during the first 4 clocks, followed by 12-bit result shifted out during the remaining 12 clocks. The output can be MSB-first or LSB-first, and the data length can be 8, 12, or 16 bits. The -CDW suffix specifies SOIC-20, commercial temperature (0C to +70C).","pin_description":"
|